
AD-A040 271

BREUER AND ASSOCIATES
AN ADVANCED AUTOMATIC
TEST GENERATION SYSTEM FOR DIGITAL CIRCUIT-ETC(U)
MAR 77 M A BREUER
TEST/80-1-77

UNCLASSIFIED

1 0 7 2
Abao271

1 0 7



BREUER & ASSOCIATES

SOFTWARE SYSTEMS AND CONSULTATION IN CAD/CAM



16857 BOSQUE DRIVE ENCINO, CALIF. 91436 (213) 981-7583


An Advanced Automatic Test Generation System for Digital Circuits

Submitted to:

Department of the Navy Office of Naval Research Arlington, Virginia 22217

Prepared by:

Breuer and Associates



392 045

1 29 Mar 77

Project Director:

Melvin A. Breuer

This work was carried out under Contract No. NOO914-75-C-1053 NR 048-631.


DISTRIBUTION STATEMENT A

Approved for public release; Distribution Unlimited

TABLE OF CONTENTS

<u>Bection</u>																											Page
	ABSTE	CRA	CT	•		•		•							•		•										iv
1	INTRO	ROI	CUC	TIO	N.																						1
2	PREP	PRO	CE	SSI	NG																						6
	2.1			_ ^	nal	<																					6
	2.2				ssi	Bran in																				•	18
-					201	Pres	C110																			٠	
3	TDO			•	• •	•	• •	•	• •	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	43
	3.1	B	as	ic	Def	ini	tio	ns (on '	Tin	æ		•	•	•	•	•	•	•	•	•	•		•		•	43
	3.2	F	,10	ble	m/S	olu	tio	n S	pac	e	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	50
	3.3	I	yn	ami	c A	ssi	gnm	ent	of	Pr	18.8	3 e £		n	1 1	Per	r1 0	ods	3	•	•	•	•	•	•	•	54
	3.4	I	at	a S	tru	ctu	res	•		•	•	•	•	•	•	•	•	•		•	•	•	•	•	•	•	58
4	TEST	ľ G	EN	ERA	TIO	n A	LGO	RIT	нм	•		•	•	•	•	•	•	•	•		•	•					69
	4.1	D	at	a S	tru	ctu	re																				69
	4.2				ona																						70
	4.3	1	(mp	lic	ati	on 1	Rou	tine	e .																		74
	4.4	D)-D	riv	e R	out	ine																				75
	4.5	J	lus	tif	ica	tio	n Re	out:	ine																		76
-	4.6	1	ini	tia	liz	ati	on 1	Rout	tin	e																	77
	4.7	C	on	sis	ten	cy I	Rour	tine	e .																		77
	4.8	D	ef	ini	tio	n o	e D	-Fr	ont	ier	•																77
	4.9	1	ini	tia	liz	ati	on l	Modi	ule																		77
	4.10	P	re	pro	ces	sin	g .				•																79
	4.11	. U	hs	olv	abl	e S	tate	28																			80
	4.12	8	01	vab	le i	Sta	tes	•																			81
	4.13	B	ac	ktr	ack	St	ate	Eve	ent	•			•														82
	4.24	F	10	, C	har	ts :	for	ST	IM (GEN	ı	•	•	•	•	•	•	•		•	•		•			•	83
5	PAULI	л	SI	MUL	ATI	ON		• •		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	92
	5.1	I	int	rod	uct	ion	•			•			•		•									•			92
-1	5.2	8	1	ula	tio	n S	yst	em S	Str	uct	ur	.e														•	95
	5.3	D	at	. 8	tru	ctu	re :	for	Ci	rcu	iit				•												96

<u>Bection</u>											- !	Page
	5.4	Simulator Data Structure			•		 					97
	5.5	Simulator Operation										101
	5.6	Fault Insertion	•								•	105
	5.7	Initialization										106
	5.8	Data for Primary Inputs										106
	5.9	Input Skew Buffering		•								106
	5-10	Miscellaneous Items								15		106



ABSTRACT

This is the third and final report documenting our research into the design of a new and powerful automatic test generation system for digital logic, called TEST/80. This system is designed around the following six concepts.

- A powerful circuit preprocessing analysis which leads to greater efficiency during stimulus generation.
- 2. An effective initialization algorithm.
- 5. The use of time frames, phases and periods so that asynchronous circuits can be accurately processed during stimulus generation.
- 4. The use of functional level primitives so that complex circuits including shift registers, counters and RAM's, can now be effectively processed.
- 5. The use of a stimulus generation algorithm which incorporates the concepts in 1-4.
- 6. The use of a functional level concurrent fault simulator, used to "grade" a test and produce a fault dictionary.

This system is intended to replace existing test generation systems used by the United States Navy, and meet the Navy's needs for automatic test generation during the next six to ten years. At that time it is believed that circuit densities will have made the use of such a program infeasible. The report consists of the results of our research into the solution of the six concepts previously presented, and does not represent a detailed design of TEST/80.

1. INTRODUCTION

This report documents our results on the conceptual design of a very powerful and efficient automatic test generation program (ATGP) software system for digital circuits. The general structure of such a system is shown in Figure 1.1. This structure is quite universal, and is used by most existing systems such as LOGOS, LASAR, FAIRTEST, L-LOGIC, and INDICATES. The input to these systems is a manually generated circuit model. The model is then preprocessed, where syntax errors are detected, library models are substituted for calls, and fault collapsing is carried out, etc.

In the STIM GEN module test vectors are generated; this can be done either manually, by random technique, or via some heuristic or algorithmic procedure.

In the simulation module the test just generated is evaluated, i.e., the set of all faults detected is determined. If the percent detection exceeds some bound, then a dictionary can be generated and a test tape produced. If the percent fault detection is too low, more tests are generated.

There are numerous reasons why existing systems fail to be effective for present day circuits. These problems will be even more severe as more and more ISI devices continue to be used.

Some of these problems are:

- Existing ATGP systems fail to initialize circuits which are initializable.
- Existing ATGP systems cannot effectively process circuits containing RAM's and large counters and shift registers. This




FIGURE 1.1
GENERAL STRUCTURE OF AN 'ATGP' SYSTEM

problem manifests itself by: a) not generating tests for faults, and simultaneously b) using up a tremendous amount of CPU time in searching for a test.

- Existing ATGP systems cannot effectively handle asynchronous circuits.
- 4. Some existing ATGP systems use low-level logic primitives and this, together with 3 above, require complex modeling and work-arounds in order to generate the input circuit model.

TEST/80 has been designed to eliminate and/or drastically reduce the problems listed above. The basic concepts employed in TEST/80 are:

- 1. Functional level modeling.
- 2. The use of time frames, phases and periods to handle the generation of tests for asynchronous circuits.
- 3. The use of a powerful initialization process so that complex circuits can be automatically initialized.
- 4. The use of new sophisticated preprocessing concepts to reduce CPU time during stimulus generation.
- 5. The use of a functional-level concurrent driven fault simulator.

Preliminary hand calculations indicate that for complex circuits the potential performance of this system will be significantly greater than existing systems. The improvement in performance is a function of the structure of the circuit to be tested, and hence, no absolute number can be stated. For combinational logic, our system will actually be a little slower than existing systems because of the overhead in our preprocessing

and complex data structures. For circuits having counters and complex decoding circuitry, our system can reduce a 5-hour (1108) test generation problem to a 30-minute (1108) test generation problem.

6

0

0

0

0

This report is the third and final report on TEST/80 to be published under the present contract. The previous two reports are:

- 1. TEST/80, Report No. 1-76: "Functional Level Modeling of Complex Elements in TEST/80."
- 2. TEST/80, Report No. 2-76: "Initialization of Digital Logic Circuits."

The first report presents our results for developing functional level models for complex sequential devices to be used by our stimulus generation and simulation modules.

The use of these high-level primitive models reduces CPU time during test generation. If one is interested in an internal IC fault, the module containing the fault is modeled at a lower level such that the fault is external to the primitive elements in the model. The remaining elements in the circuit can still be modeled at the higher level.

The second report deals with the development of new and powerful algorithms for carrying out automatic initialization of circuits. Unfortunately, for some complex circuits these procedures may not be computationally feasible. We, in these instances, plan to use classical initialization techniques based upon three (0,1,u)-valued logic.

The present report deals with the following four major areas:

** Preprocessing

Rate analysis

Cost analysis

** Timing

0

0

0

3

- ** Test Generation Algorithm
- ** Functional level concurrent fault simulation.

We only deal with the "research aspects" of the TEST/80 system, i.e., with those problems investigated and solved during the course of our research.

We have not included any discussion of the classical components of an ATGP system whose solutions are well known, such as fault collapsing, dictionary construction, etc.

2. PREPROCESSING

2.1 Rate Analysis

Rate analysis is a preprocessing technique in which certain lines in a circuit are assigned labels, called rates. These labels indicate the maximum rate at which a line can change values. These rates are used during test generation in one of two ways.

- 1) Logic values can be assigned to lines consistent with the maximum rate, and
- 2) sequences which cannot be justified can be identified.

Let a and b be rates. Then the following are rates:

- 1) 0 and 1
- 2) ab (concatenation)
- 3) aⁿ = a.a ··· a

n times

- 4) (a)
- 5) a* = a ... (indefinite)
- 6) r (a random bit)
- 7) r (a random sequence of 0's and 1's).

Examples:

- a) (01)* 010101 ···
- b) $(o^2 1^3)^* = 001110011100111 \cdots$
- c) $(o^2(o1^2)^2)^*$ = 0001101100011011...

Normally, when no confusion will occur, we do not indicate the *.

If rate a has length & then we denote this fact by a[].

Examples:

- a) 0314[7]
- b) $(o^2(o1^2)^3[9])^2$ [22].

A rate of the form $e^{-\frac{n}{e}}$ is of order 1, where $e \in \{0,1\}$. If rates a and b are of order i and j respectively, then rate ab is of order i + j. A <u>rate</u> indicates the maximum rate at which a signal on a line can change values. We desire to approximate these maximum rates by simple rates of low order, say, of order 1, 2, or 3.

If A is a signal line, then the rate associated with the line is denoted by $\mathbf{A}_{\mathbf{r}}$.

Expansion:

Let b be a rate. Then the expansion of b, denoted by E(b), is also a rate, and is obtained by replacing any element $x \in \{0,1\}$ in b by x^n for an arbitrary n > 0. Note that the expansion operator can be used repeatedly.

Example:
$$E(0^21) = 0^31^4$$
.

We say that b is <u>less than</u> E(b), denoted by $b \le E(b)$, for all expansions of b.

Compatible:

Let a and b be two rates. Then a is <u>compatible</u> with b if there exists an expansion of b, denoted by E(b), such that a = E(b). If a is compatible with b, we write b < a.

Examples:

6

- a) a = 0.0101 is not compatible with $b = 0^21^3$.
- b) $a = 0^2 1^3$ is compatible with b = 0.0101. This follows because b can be expanded as follows:

$$b = \underbrace{00101}_{0011100111} - (0^21^3)^2.$$

Given a rate a, then b is the greatest lower bound of order i of a if

- a) b is of degree i
- b) a is compatible with b
- c) there exists no other rate c of degree i such that b is compatible with c, i.e., there exists no c such that

$$c < b \leq a$$
.

Consider the rate A, shown below for line A.

$$A_r = (000110001110001110001100011)$$
.

Since the minimum number of consecutive 1's and 0's is 2 and 3,

respectively, the greatest lower bound for A is

$$A_r' = 0^2 1^3$$
.

If one tries to justify the sequence $\underline{A} = 0.0101$, since $\underline{E}(\underline{A}_{\perp}^{\bullet}) \neq \underline{A}$ for any expansion, \underline{A} cannot be justified.

The <u>maximum rates</u> are Ol and 10, and the minimum rates are O and 1, namely a constant. We assume all primary imputs have maximum rate, unless specified otherwise.

The <u>complement</u> of a rate a is obtained by changing all 0's to 1's and 1's to 0's, and is denoted by a.

The AND and OR of two rates a and b are denoted by a.b and a + b, respectively, and are also rates.

Rules for Propagation of Rates Through Gates

1. AND

If
$$A_r = 1$$
, then $C_r = B_r$.

If
$$A_r = 0$$
 then $C_r = 0$.

2. OR

If
$$A_r = 0$$
 then $C_r = B_r$
If $A_r = 1$ then $C_r = 1$.

3. Inverter

$$A \longrightarrow \overline{A} = B$$

$$B_{\mathbf{r}} = (\overline{A_{\mathbf{r}}})$$

Procedure AND: Computing $Z_r = X_r \cdot Y_r$

Let

$$x_r = x^{n_1} \tilde{x}^{n_2} x^{n_3} \cdots$$

and

$$Y_r = y^{m_1} \hat{y}^{m_2} y^{m_3} \dots$$

where

Find a prefix of Y_r of length n_1 . If x = 0 then output 0^{n_1} , else output the prefix. Delete x^{n_1} from X_r and the prefix from Y_r . If processing a term of the form $(\cdots)^n$, then take the result produced, say p, and replace it by $(p)^n$.

Return to the new X_r and Y_r rates, relabel if necessary, and repeat the procedure until both have been processed to the end. In order to generate low order rates, one can restrict this procedure to the case where $n_1 = m_1$ or $m_1 + m_2$ or $m_1 + m_2 + m_3$...

Example: Given

$$x_r = 0^{16}1^{16}$$
 and $x_r = 0^21^6$

compute

$$z_r = x_r \cdot y_r$$
.

2.
$$x_r = 1^{16} = 1^{16}[16]$$

 $y_r = 0^2 1^6 = (0^2 1^6[8])^2[16]$ (0²1⁶)²

$$z_{r} = o^{16}(o^{2}1^{6})^{2}$$
.

Example:

The output can be approximated by the first-order rate old r16.

Creation of Rates

Rates are usually created at the output of sequential devices, such as flip-flops, counters, shift registers, etc. Normally, we select the input to the device to have rates such that the outputs are maximum.


Consider a device triggered by a positive edge on the clock line. We denote this condition by $C_p(t)$. If $(C_p)_r = 0^{n-1} 1^{n-2}$, then the rate of the positive edge is

$$((c_p(t))_r = 0^n 1^n \text{ where } n = n_1 + n_2$$

is the period of the clock pulse.


JK edge triggered flip-flop:

1. Maximum rate configuration




Note: For $n_1 = n_2 = 1$, n = 2 and $Q_r = 0^2 1^2$. This illustrates the fact that this configuration represents a divide by 2 counter.

2. General configuration:




- 1) a,b \geq n₃ + n₄, i.e., the output cannot change faster than the input period
- 2) a $\geq n_1$, i.e., as long as J = 0 the F/F cannot be set
- 3) $b \ge n_5$, i.e., as long as K = 0 the F/F cannot be reset.
- 3. Special case (JK F/F acting as a delay flip/flop):



$$a,b \geq n_3 + n_4$$
$$a \geq n_1$$

 $b \geq n_2$.

Counter:



1. Count mode

0

0

$$(c_p)_r = o^n 1^m$$

$$(q_B)_r = 0^{2q} 1^{2q}$$

$$(\sigma^{G})^{L} = o_{\dagger d} \tau_{\dagger d}$$

$$(Q_D)_r = 0^{8q} 1^{8q}$$

$$c = o^{16q-m} 1^m$$
.

2. Maximum count mode

3. Special case

$$n = n_1 + n_2, n_2 \ge 2$$
.

Then


$$(Q_{\Lambda})_{r} = 0^{n} 1^{n}$$

etc.

4. Parallel load mode: (1 € [A, B, C, D])

 $(Q_i)_r = \overline{L}_r \cdot Z_r$ where Z_r is the rate of Q_i when operated as a delay flip-flop with input P_i and clock C_p .

Shift register:



 $(Q_i)_r = E_r \cdot Z_r$ where Z_r is the rate of a delay flip-flop having input D and clock C_p .

Rate Assignment Procedure

The following procedure assigns rates to the lines in a circuit:


- 1. Sequentially process clocked elements.
- 2. Given an element, for those inputs not yet assigned a rate, assign rates to achieve maximum output rates.
- 3. Compute output rate of device.
- 4. Propagate rates through combinational logic as long as lower order rates can be preserved.
- 5. Return to the beginning and process the rest of the devices.

If the input to a sequential device is given a new rate, reprocess the element.

Applications of Rate Analysis

The major application of rate analysis is the identification of allowable sequences on lines.

Example:



Assume E, C and J are driven by large combinational circuits and hence their rates are not known. Let K be a primary input.

We assign rates as follows: For the counter, the maximum rate inputs are $E_r = 1$ and $(C_p)_r = 01$. This gives us $C_r = 0^{31} 1$. For the JK flip-flop, the maximum rate inputs are J = K = 1, and since $(C_p)_r = 0^{31} 1$, we have that $Q_r = 0^{32} 1^{32}$.

Assume that during the generation we desire to test for the fault A s-a-O. To solve this problem we have the following subproblems:

- 1. Set A = 1
- 2. To solve 1 we have subproblems:

a) t:
$$C_p = t (C_p(t) = 1, C_p(t-1) = 0)$$

b) t-1:
$$J = K = 1$$
, $Q = 0$, $C_p = 0$.

- 3. To solve the problem Q = 0 we have:
 - e) t' < t-1: R = 0.

4. By implication, we see that R = 0 also resets the counter and we have C = 0.


In summary we have,

Time: t'
$$\cdots$$
 (t-1) t
Line C: O \cdots O 1

But rate analysis implies that $C_r = 0^{31}$ l. Therefore, for t' = 1, we have (t-1) = 31 and t = 32. Therefore a 32 clock time test is required.

Example:

This example shows how our functional modeling language interacts with rate analysis to give information for test construction.



(T = translator)

To set A = 1 we require:

$$R(H^{n} U)^{4}$$
 (reset and count up 4 times) (1)
$$U \xrightarrow{T} \{E = 1, C_{p} = t\}$$

H
$$\xrightarrow{\mathbf{T}}$$
 {E = 0 (impossible); E = 1, E_p = $\overline{01}$ }

R $\xrightarrow{\mathbf{T}}$ {D = 0}

Substituting back into (1), we get for the line Cp:

$$C_{\mathbf{p}}: \mathbf{R}(\mathbf{H}^{\mathbf{n}} \mathbf{U})^{\mathbf{l}} = \times ((\overline{\mathbf{O}})^{\mathbf{n}} +)^{\mathbf{l}}$$

Since t = (01) and by rate analysis we have that $(C_p)_r = 0^{31}$ 1, we obtain $(01)^n = 0^{30}$ and hence, $C_p = \times 0^{30}$ 01.

Another application of rate analysis is the following: Assume that in order to get a test for a fault we assign line A the sequence \underline{A} . Now, if \underline{A} is not compatible with A_r , then \underline{A} cannot be justified and the test generation procedure should backtrack and take another choice.

2.2 Cost Assignments

In preprocessing a circuit we assign to each line A in the circuit three costs, namely,

cA - the cost of setting line A to al

cA - the cost of setting line A to a O

and

dA - the cost of driving a D (\bar{D}) on line A to a primary output.

These costs are used by our test generation algorithm during D-drive and line justification. In this section we discuss how the preprocessor

assigns these costs. In general, problems of higher cost are more difficult to solve.

The cost cA is given by the equation

$$cA = min (cfA + csA + cdA, K)$$

where A is the output of an element of type t and K is an input parameter usually taken to be 32,000. The term cfA is that cost contribution due to the logical properties of t; csA is that cost distribution due to the side effects of setting A to 1, and cdA is a constant cost associated with the element type t. Usually we set cdA to the values shown below:

cdA	t
2	gates
4	flip-flops
4n	n-bit registers

A similar equation holds for cA.

Calculation of cfA and cfA

Gate functions:

0

0

Consider a gate having input lines i = 1,2,...,n. Let the output be A. Then we have the following results.

AND gate

Đ

0

0

$$cfA = \sum_{i=1}^{n} ci$$

NAND gate

Interchange A and A

OR gate

$$cf\bar{A} = \sum_{i=1}^{n} c\bar{i}$$

NOR gate

Interchange A and A

We represent a sequence of input vectors by $x(1), x(2), x(3), \dots$

Then the cost of this sequence is the sum of the cost of each vector. Also, since $C_p(t) = (C_p = 0), (C_p = 1)$, then

0

0

1


0

0

0

$$cC_p(t) = c\overline{C}_p + cC_p$$
.

Flip-flop (JK positive edge triggered; S,R asynchronous):



$$cfQ = min (c\bar{S} + cR,$$
 direct set
$$cJ + c\bar{K} + 2cS + 2cR + cC_p + c\bar{C}_p, \text{ set } F/F$$

$$cJ + c\bar{Q} + 2cS + 2cR + cC_p + c\bar{C}_p) \text{ set or trigger}$$

$$\begin{aligned} \mathbf{cfQ} &= \mathbf{min} \ (\mathbf{cR} + \mathbf{cS}, \\ &= \mathbf{cK} + \mathbf{cJ} + 2\mathbf{cS} + 2\mathbf{cR} + \mathbf{cC}_{\mathbf{p}} + \mathbf{c\bar{C}}_{\mathbf{p}}, \\ &= \mathbf{cK} + \mathbf{cQ} + 2\mathbf{cS} + 2\mathbf{cR} + \mathbf{cC}_{\mathbf{p}} + \mathbf{c\bar{C}}_{\mathbf{p}}, \end{aligned}$$

Therefore

0

t

0


9

$$\begin{split} \operatorname{efQ}_{A} &= \min \left(\operatorname{c\bar{R}} + \operatorname{3cL} + \operatorname{2} \left(\operatorname{cR} + \operatorname{cE} \right) + \operatorname{cC}_{p} + \operatorname{c\bar{C}}_{p} \right), \\ & \operatorname{cR} + \operatorname{c\bar{L}} + \operatorname{cP}_{A}, \\ & \operatorname{2} \left(\operatorname{cR} + \operatorname{cL} + \operatorname{cE} \right) + \operatorname{cC}_{p} + \operatorname{c\bar{C}}_{p} + \operatorname{c\bar{Q}}_{A} \right) ; \\ Q_{B} &= \operatorname{R\bar{L}} P_{B} & \operatorname{load} \text{ a } 1 \\ & + \operatorname{RLE} C_{p}(\dagger) Q_{A} & Q_{A} = 1 \text{ and increment } ; \\ \\ \bar{Q}_{B} &= \bar{R} L & \operatorname{reset} \\ & + \operatorname{R\bar{L}} \bar{P}_{B} & \operatorname{load} \text{ a } 0 \\ & + \operatorname{RLE} C_{p}(\dagger) (Q_{A} Q_{B}) & Q_{A} = Q_{B} = 1 \text{ and increment;} \\ \\ C_{r} &= \operatorname{E} C_{p} Q_{A} Q_{B} Q_{C} Q_{D} \end{split}$$

 $efC_r = eE + eC_p + eQ_A + eQ_B + eQ_C + eQ_D$.

Example:

Consider a counter having the input costs as shown below. For simplicity we let cQ = cfQ for Q = A and \overline{A} .



$$cQ_A = min (1 + 3 \cdot 0 + 2(1 + 1) + 1 + 1,$$

 $1 + \infty \cdots ,$
 $2(1 + 0 + 1) + 1 + 1 + cQ_A$

$$cQ_A = min(7,6 + c\bar{Q}_A)$$

$$cQ_B = min (1 + \infty + \cdots ,$$

 $2(1 + 0 + 1) + 1 + 1 + cQ_A$)
 $= 6 + cQ_A$

$$cQ_B = min (1 + 0, 1 + \infty + \cdots, 2(1 + 0 + 1) + 1 + 1 + cQ_A + cQ_B)$$
= 1 .

In summary, we have

$$cQ_A = \min (7, 6 + c\overline{Q}_A)$$
 (1)

$$c\bar{Q}_{A} = 1 \tag{2}$$

$$cQ_B = 6 + cQ_A \tag{3}$$

and

$$c\bar{Q}_{B} = 1 . (4)$$

Substituting (2) into (1) we get

$$cQ_A = 7 (5)$$

and substituting (5) into (3) we obtain

$$cQ_B = 13$$
 . (6)

To verify this result, we see that to set $Q_B = 1$ we must reset the counter ($\overline{R}L$), and count up two times, i.e.,

$$(RLE C_p(t))^2$$
.

This gives us a cost of

 $c(\bar{R}L) = 1 + 0 = 1$

and

0

0

0


0

$$c(RLE C_p(t))^2 = 2(2(1+0+1)+2)$$

= 12,

hence a total cost of 13.

Shift register:



Legend:

Device resets on R = 0.

Device loads on L = 0.

Device shifts right on S = 1 and $C_{p}(t)$.

Data in is D.

$$Q_i = RIS C_p(t)Q_{i-1}$$
 shift in a 1
 $R\bar{L} P_i$ load a 1

reset

$$\operatorname{RLS} \, \operatorname{C}_{\mathbf{p}}(\dagger) \bar{\operatorname{Q}}_{\mathbf{i-1}}$$

shift in a O

RL P

load a O

where

0

0

0

0

0

$$efQ_{i} = min (2(eR + eL + eS) + eC_{p} + eC_{p} + eQ_{i-1},$$

 $eR + eL + eP_{i})$

$$cf\bar{Q}_{i} = \min (c\bar{R} + cL,$$

$$2(cR + cL + cS) + cC_{p} + c\bar{C}_{p} + c\bar{Q}_{i-1},$$


$$cR + c\bar{L} + c\bar{P}_{i}).$$

Computation of Side Effects Factor csA

When a line is set to a 0 or 1, due to its fan-out this line setting may affect many parts of a circuit. We refer to this phenomenon as side-effects.

Example:

Consider the circuit shown below.




To justify F = 1, if we set B = 1 we force E = 1. But, if we justify F = 1 by setting C = 1, we do not force G to a logic value. Hence, we desire CB > CC. That is, we penalize B because of its side-effects.

The value of csA can be computed as follows. Let line A have logic value $\delta \in \{0,1\}$. Simulate the circuit with the initial condition $A = \delta$ and all other lines at \times . The contributions to csA are as follows:

- 1) a line B (output of a gate) set to 0 or 1 contributes 1;
- 2) a line B at x having m binary input has a contribution of m/n, where n is the number of inputs to gate B;
- 3) if a flip-flop B is set, or reset, its contribution is 4.

Legend: (8) - contribution to side-effect factor csA



$$csA = \frac{1}{3} + 1 + 1 + \frac{1}{2} + 4 + \frac{1}{2} = 7\frac{1}{3}.$$

Side Effects in an n-Bit Counter

THEOREM 1: When an n-bit counter is incremented, the expected number E_I(n) of flip-flops which change state is given by the expression:

$$E_{\mathbf{I}}(n) = E_{\mathbf{I}}(n-1) + \frac{1}{2^{n-1}}$$

$$= \frac{2^{n}-1}{2^{n-1}} = 2 - \frac{1}{2^{n-1}}.$$

We tabulate this result below:

n	E _I (n)
1	1
2	3/2
3	7/4
4	15/8
5	31/16
:	:
n	(2 ⁿ -1)/2 ⁿ⁻¹

Note that:

$$\lim_{n\to\infty} E(n) = 2 ;$$

R = 0: Resets all Flip-Flops

We assume that half the flip-flops change state when the counter is reset, hence the cost contribution to csR is

$$\frac{n}{2}$$
 (4 + G)

where G is the average side effect associated with an output line of the counter, and 4 is the cost associated with changing the state of a flip-flop.

L = 0: Parallel Load

We assume that on the average, half of the flip-flops change state when a parallel load occurs. The side-effect's contribution to cL is thus

$$csL = \frac{n}{2} (4 + G) .$$

E-Cp(†)RL: Increments a Counter

When a counter is incremented, E(n) flip-flops may change state. Hence, the side-effect's cost is

$$E(n)(4 + G)$$
.

Side-Effects in an n-Bit Shift Register

THEOREM 2: When an n-bit shift register is shifted, the expected number E_s(n) of flip-flops which change state is given by the expression

$$E_g(n) = \frac{n}{2} .$$

The results of 'reset' and 'load' are the same as for the counter.

For the case of a right-shift, the side effect's cost is

$$\frac{n}{2}(4+G).$$

Using these results, the cost given earlier for the counters and shift registers can now be modified to include the side effect's cost.

The side effects of R and L are already in cR and cL, but we must add the side effects due to the increment process, since this is a function of both E and $C_p(t)$. Hence, whenever we increment we add the cost, 2(4+g), to the cost given.

Note that primary inputs only have a side effect's cost. Their function cost, cf, is 0.

The costs for a circuit are computed twice, as explained below.

Case 1: Neglect side effects in registers due to master set, reset and load.

Case 2: Use all side effects.

The reason for employing these two cases is the following. When initializing a circuit we do not really care what state the flip-flops are in as long as they are not u, hence using master reset and set is a good strategy, and we should not penalize their use because of their large side effect's cost.

However, in the middle of test generation, if we need some flipflop to be in the state 0, it could be disastrous to achieve this state via global reset line , since it would also effect all other flip-flop settings. Hence, for this case, side effects are used.

A flow chart for assigning cA and cA to all lines in a circuit is given in Figure 2.1, where we assume the rules for calculating the costs for each element type are known.

Computation of D-Drive Costs dA

0

0

The cost dA associated with a line A is an estimate of the difficulty of driving an error signal (D) on line A to a primary output (po). The basic strategy for computing dA is shown next.





FIGURE 2,1: Computation of Line Costs cA and cA



We have that

$$dOUT = \min \left(dx_1, dx_2, dx_3 \right) . \tag{1}$$

Then

0

0

$$dA = dpA + dOUT + dt . (2)$$

Here we see that A is an input to element E whose output fans-out to three elements.

The D drive costs associated with the output line X from E to these three elements is dX_1 , dX_2 , and dX_3 , respectively. Using formula (2) above, then the cost to drive a D on line A to an output consists of three components, namely:

- dpA the cost of <u>propagating</u> a D from A to X, the output of E;
- 2) dOUT the minimum cost of propagating the D at X to a po, and,
- 3) dt a cost associated with the element type t of E.

 Usually, dt increases with the number of clock times

required to drive the D at A to X.

1. Primary outputs:

dA = 0 if A is a primary output .

2. Gate functions:

AND gate - assume inputs 1,2,...,n, and a D on line i.

Then

$$di = \sum_{j=1, j\neq i}^{n} ci + dOUT + 1 .$$

This follows since all other inputs to the gate must be a 1.

NAND gate - same result


OR gate

$$di = \sum_{j=1, j\neq i}^{n} ci + dOUT + 1$$
.

3. JK flip-flop with direct set and reset (negative logic) and positive edge triggering:

Case A) Propagation of J = D to output.

Below we see



that to propagate a D (or \overline{D}) from J to Q or \overline{Q} we need S = R = 1, Q = 0, and a clock pulse. Then if J = 0 we have $Q^+ = 0$, and if J = 1 we have $Q^+ = 1$. Therefore,

$$dJ = min (32000, c\bar{Q} + 2cS + 2cR + cC_p(t) + dOUT + 2)$$
.

Similarly, we have

0


0

$$dK = min (32000, cQ + 2cS + 2cR + cC_p + dOUT + 2)$$


and

$$dC_{p} = min (32000, 2cS + 2cR + min (cC_{p}, c\bar{C}_{p}) + dOUT + 2 + min (cJ + c\bar{Q}, cK + cQ))$$
.

4. Counter:



A D on any input line can be propagated to any output. Hence, we can form a matrix of propagation costs shown below. The entry shown is the cost to propagate a D on line P_c to the output Q_D . Once all entries in this matrix have been calculated, a dOUT for each row can be calculated.



The following are illustrations of the derivation of a few of these costs:

 $dp(P_A \rightarrow Q_A)$: To propagate a D from P_A to Q_A we need the algorithm LOAD, i.e.

Hence

0

0

0

$$dp(P_A \rightarrow Q_A) = cC_p + c\bar{E} + cR + C\bar{L}$$
.

 $dp(P_A \to Q_B)\colon$ To propagate a D from P_A to Q_B we need the algorithm LOAD, INCREMENT, i.e.

 $C_p(t) R(EL, EL)$.

Hence,

0

0

0

0

0

0

0

0

0

$$dp(P_A \rightarrow Q_B) = 2cC_p(t) + 2R + c\bar{E} + c\bar{L} + cE + cL$$

 $dp(L \rightarrow Q_i)$: To propagate a D from L to Q_i , $i \in \{A,B,C,D\}$, we must set $Q_i = \delta$, $P_i = \delta$, L = D, and clock, i.e.

$$C_{\mathbf{p}}(t) \tilde{\mathbf{E}} R(Q_{\mathbf{i}} \neq P_{\mathbf{i}})$$
.

Hence,

$$dp(L \rightarrow Q_{i})$$

$$= cC_{p}(\dagger) + c\overline{E} + cR$$

$$+ \min (cQ_{i} + c\overline{P}_{i}, c\overline{Q}_{i} + cP_{i}) .$$

 $dp(E \rightarrow Q_A)$: Algorithm - INCREMENT, i.e.,

$$C_p(t)$$
 "E = D" RL .

Hence,

$$dp(E \rightarrow Q_A) = cC_p(t) + cR + cL$$
.

Note that once we have $Q_A = D$, we can propagate this D to Q_B via an INCREMENT command, hence:

$$dp(Q_A \rightarrow Q_B) = cC_p + cE + cR + cL$$
.

Similarly,

0

0

0

0

0

0

$$\begin{split} \mathrm{d} \mathrm{p}(\mathrm{Q}_\mathrm{B} \to \mathrm{Q}_\mathrm{C}) &= \mathrm{c} \mathrm{C}_\mathrm{p} + \mathrm{c} \mathrm{E} + \mathrm{c} \mathrm{R} + \mathrm{c} \mathrm{L} + \mathrm{c} \mathrm{Q}_\mathrm{A} \\ \mathrm{d} \mathrm{p}(\mathrm{Q}_\mathrm{C} \to \mathrm{Q}_\mathrm{D}) &= \mathrm{c} \mathrm{C}_\mathrm{p} + \mathrm{c} \mathrm{E} + \mathrm{c} \mathrm{R} + \mathrm{c} \mathrm{L} + \mathrm{c} \mathrm{Q}_\mathrm{A} + \mathrm{c} \mathrm{Q}_\mathrm{B} \\ \mathrm{d} \mathrm{p}(\mathrm{Q}_\mathrm{D} \to \mathrm{Q}_\mathrm{A}) &= \mathrm{c} \mathrm{C}_\mathrm{p} + \mathrm{c} \mathrm{E} + \mathrm{c} \mathrm{R} + \mathrm{c} \mathrm{L} + \mathrm{c} \mathrm{Q}_\mathrm{A} + \mathrm{c} \mathrm{Q}_\mathrm{B} + \mathrm{c} \mathrm{Q}_\mathrm{C} \end{split} .$$


These results thus allow us to calculate the cost of

- a) propagating a D from an input line into the counter as well as
- b) propagating a D from one flip-flop to another.

The component dt of the cost dA is given below:

	Q _A	QB	e _C	Q_{D}	C _r
PA	2	3	4	5	5
PB	5	S	3	4	5
PC	4	5	2	3	5
PD	3	4	5	2	5
L	2	2	2	2	5
E	2	3	4	5	5
PA PB PC PD L E Cp R	S	3	. 4	5	5
R	2	2	2	2 -	2

5. Shift register:



For a shift register we propagate D's into the register via E, C_p , or R. We can propagate a D from Q_i to Q_{i+1} via a shift operation.

 $dp(R \rightarrow Q_i)$: Algorithm:: First set $Q_i = 1$ and then reset, i.e., $Q_i = 1$; R .

$$dp(R \rightarrow Q_i) = cQ_i + c\bar{R}$$
.

 $dp(E \rightarrow Q_1)$: Algorithm:: For E = D, clock, i.e., $C_p(t) \cdot R$.

$$dp(E \rightarrow Q_1) = 2cR + cC_p + c\bar{C}_p$$
.

 $dp(C_p \to E)$: Algorithm:: For a D or C_p , enable shift, i.e., $E\bar{R}$, hence

$$dp(C_p \rightarrow E) = 2(cE + cR)$$
.

Note that we can propagate a D from Q to Q to the

algorithm,

ECp(t)R,

hence,

$$dp(Q_i \rightarrow Q_{i+1}) = c\bar{c}_p + cC_p + 2(cE + cR)$$
.

When driving a D from E or C_p to Q_i we use the dt cost given by the equation dt = i. Driving a D from R to Q_i has a dt value of 2.

In Figure 2.2 we show the flow chart for computing dA for an entire circuit, where we assume the rules for calculating the dA costs for each element are known.




FIGURE 2.2: Computation of D-Drive Costs

3. TIMING

3.1 Basic Definitions on Time

An essential component in TEST/80 is the way time is handled. There are three major units of time used in TEST/80, namely a time frame (TF), a phase (Φ), and a period (P). In addition, the concept of a computation step (s) is closely related to time.

Whenever a new input vector is applied to the circuit a new time frame (TF) is defined. We denote consecutive time frames by t, t+1, t+2,... Time frames which need not necessarily be consecutive are denoted by t_1 , t_1 .

Example:

A time frame consists of one or more phases. For practical reasons we limit the number of phases in a single time frame to 1, 2, or 3. The number of phases in a TF is determined dynamically, and changes from time frame to time frame. A line in a circuit can have only one value (static) during any one phase. We denote the phases 1, 2, 3 by φ_1 , φ_2 , φ_3 , and φ_4 (t) is phase i of TF t.


A phase is the smallest unit of time. During a single phase, elements are assumed to have O-delay.

A phase element, denoted by $-\phi$, is a device such that if a signal enters it during phase ϕ_i , the signal exits at phase ϕ_{i+1} .

Every circuit must be modeled such that each asynchronous feedback loop contains a phase element. There are two types of phase elements, denoted by ϕ_d and ϕ_s . A ϕ_d element introduces delay only. A ϕ_s element is in a feedback line and represents a state variable, such as in a latch.

Example 3.1:


0




A	В	Phase
0 .	1	φ
1	0	φ _z
0	1	93
1	0	P1

This situation (oscillation) is not allowed for in TEST/80 STIM GEN.

The TEST/80 STIM GEN algorithm allows for a maximum of three phases per TF, hence, for two changes in the value of a line in response to a primary input change. We illustrate this "worse" case situation by the circuit shown in Figure 3.1. Let the initial state of the counter be $Q_1 Q_2 Q_3 Q_4 (1sb) = 1110$, $C_r = 0$, E = 1 and $C_p = 0$. Let C_p now go to a 1, hence, defining a new time frame.



D






FIGURE 3.1: Circuit Operation Illustrating the Need for Three Phases.

The following events occur:

.

The clock causes the counter to increment to state 1111.

This forces $C_r = 1$, hence R = 0. This, in turn, resets the counter to the state 0000 and hence, $C_r = 0$ and R becomes a 1.


Note the need for the phase element in the feedback loop.

In Figure 3.1(b) we show how the signals may propagate through the circuit as a function of time. Whenever a signal propagates through a phase element, we have what is known as a phase boundary, denoted by ϕB . The final steady state value defines the phase boundary ϕF , which, in turn, denotes the end of the time frame. Assume a phase element has a delay of Δ units. Recall that all other elements have 0-delay/phase, hence the "real time" timing diagram of Figure 3.1(b) can be mapped into our model "phase" timing diagram of Figure 3.1(c). Note here that transitions during the same phase occur in 0 time. We see that during the time frame in question C_p changes value once, while C_r and R change twice.

For a synchronous circuit, there is only one phase per TF, and hence, we can ignore the concept of phases and deal only with time frames.

To help clarify the modeling process, in Figure 3.2 we illustrate a few examples where no phase element is needed, and in Figure 3.3 we illustrate a few examples where phase elements are needed. In these examples, C represents an arbitrary combinational circuit.

Phase elements are also used to introduce delays, and hence, change a critical race situation to a noncritical race (see Figure 3.4).








FIGURE 3.2: Circuit Configurations Where no Phase Elements are Required.






D

0

FIGURE 3.3: Circuit Configurations Where Phase Elements are Required.






FIGURE 3.4: (a) Original Circuit; (b) Model.

A period is a unit of time which corresponds to a phase. Sequences in our solution library are stored by period, i.e., if $\underline{X} = x_1, x_2, \ldots$ is a sequence, then x_1 corresponds to period p_1 , x_2 to period p_{1+1} , x_3 to period p_{1+3} , etc. During test generation we map periods into phases, which, in turn, get mapped to time frames.

3.2 Problem/Solution-Space

0

0

0

0

0

0

0

6

6

During a phase a line can have only one value, namely, $0,1,u,\times,D$ or \overline{D} . Initially, most lines are assigned the value \times at the beginning of a phase and as computations are carried out the \times 's are assigned values from the set $\{0,1,u,D,\overline{D}\}$.

In deriving a test of a fault in a circuit, four major operations are carried out, namely, selecting an initial error generating stimuli, D-drive, line justification and implication. Implication is actually carried out simultaneously with the other three concepts.

For every primitive element we have functional algorithms or tables for carrying out these four basic operations. Except for establishing the initial D in the circuit, test generation consists of a sequence of solving two basic problems, namely,

- 1) drive a 0 through an element, and
- 2) justify a 0 or 1 at the output of an element.

We denote the problem of justifying line i at value $v \in \{0, 1\}$ by the notation J: i = v.

We denote the problem of driving a D (or \bar{D}) from line i to j by the notation D: i \rightarrow j.

If line i is set to the value $v \in \{0, 1, u, D, \overline{D}\}$ due to

implication, we denote this fact by $I:i \leftarrow v$.


We next illustrate some problem/solution pairs.

A. Example of one-period solution:

Problem: J:C=0

Solution: $A = 0 p_i$


B. Example of two-period solution:



Problem: J:Q = 1

The quantities p_i and p_{i-1} can be either part of one time frame, or p_{i-1} can be the last phase of time frame t_{j-1} , and p_i the first phase of t_j .

C. Example of multiple-period solution:



Problem: $J:Q_1=1,Q_2=1$ (assume initial state is $Q_1=Q_2=0$)

Solution: $(E(1\times) C_p(\uparrow), H^n)^3$ (functional notation)

Solution with no "holds":

 $(E(1\times) c_p(t))^3$


Solution by periods (no holds):

9	Q ₂	E	C _p	Period	
×	×	×	1	P ₁	
×	×	1	0	p ₁₋₁	
×	×	×	1	P ₁₋₂	six period solution
×	×	1	0	P1-3	Por por por por por por
×	×	×	1	P ₁₋₄	
0	0	1	0	P ₁₋₅	

Finally, it is important to note that a solution to a problem usually defines a new set of problems.

Example:

0



Problem 1: J:D=1

Solution : C = 0

Problem 2: J:C = 0

Solution : B = 1


Problem 3: B = 1

Solution: A = 0 (solved since A is a primary output.

By transitivity, solving Problem 3 in turn solves Problem 2, which in turn solves Problem 1. (For simplicity we have ignored implication.)

Let P be a problem, e.g., a J or a D. A computation steps s consists of retrieving from the functional modeling library a prestored solution for this problem, and applying this solution to the circuit. This application either leads to an inconsistency, in which case, backtracking occurs, or it is consistent. If consistent then some new J problems may be created; new D-drive frontiers exist; and some lines are set to $0,1,u,D,\bar{D}$ via implication. The total set of new line values so defined are all related to what is known as the step s computation. We number our computation steps s = 0,1,2,...

Example:



Step	Line Number								
	1	2	2 3		5	6	7	8	Comment
1	×	×	D	×	×	×	×	×	Initial state
S	×	×	D	1	×	D	×	D	D-Drive & implication
3	×	×	D	1	1	D	D	D	D-Drive
4	1	×	D	1	1	D	D	D	Justify
: 1									

Step 2: Problem solved D:3 → 6

Step 3: Problem solved $D:3 \rightarrow 7$

Step 4: Problem solved J:5 = 1

3.3 Dynamic Assignment of Phases and Periods

0

0


0

When carrying out D-drive and/or forward implication, signals are propagated forward in time, hence, there is no problem in assigning problem solutions to phases, namely ϕ_2 follows ϕ_1 and ϕ_3 follows ϕ_2 .

However, in line justification a sequence of line assignments for periods p_{i-1} , p_i may be mapped as follows:

The test generation algorithm carries out this assignment process automatically. We illustrate the need for this type of operation in the next example.

Example: Consider the following circuit configuration.



Problem: $J: Q_2 = 0, Q_1 = 1$

Solution: R, $E(1\times)C_p(t)$ (functional notation)

Period	E	C _p	R	18	Q 1
P ₁ P ₁₋₁ P ₁₋₂	×	1	1	10	1
Piol	1	0	1	10	0
P ₁₋₂	×	×	0	10	0
				1 ×	×

For this case we can use the following mapping:

We solve R = 0 by setting A = 0.

Now we consider the following circuit configuration, and assume the initial state is $Q_2 Q_1 = 10$ and we desire to justify the state $Q_2 Q_1 = 01$.


D

0

0

0

0



The solution computation is shown in Table 3.1. Ignore the time and phase demarcations.

To justify $Q_2Q_1=01$ we have the two period solution shown in lines 1 and 2, and the new problem $Q_2Q_1=00$. To solve this problem we have the one period solution R=0 (line 4). By implication, we get line 3 (forward in time) and line 5 (backward in time). The result from line 5 gives us the new problem $Q_2Q_1=11$. We solve this on lines 6 and 7. We now scan this solution from line 7 up to line 1, assigning lines to phases and time frames. Whenever a primary input changes we get a new TF; whenever we go up a line due to implication (forward or




TABLE 3.1

reverse) we get a new phase. Note that the solution R = 0 (p_1) gets assigned to ϕ_2 of time frame t_2 .

3.4 Data Structures

0

O

0

0

0

0

60

0

3.4.1 The Value Matrices V(L,S)

The value of each line in the circuit at each step in the computation is stored in a set of matrices V(L,S), where l=1,2,...,L is the index of a line and s=1,2,...,S is a step number. L is the largest line number and S is the current step being processed. Hence, V is of fixed width (L) but of dynamic length (S). There is one V matrix for each unique phase. The V's are constructed dynamically on demand, i.e., whenever a new phase is created. Figure 3.5 indicates the general structure for locating the value $V(l,s) \in \{0,1,D,\bar{D},\times,u\}$ of line l at step s for time frame t_1 and phase ϕ_1 .

3.4.2 The Problem/Solution Tree (P/S - T)

Every solution to a problem can be expressed as a sequence of line settings (J and D subproblems) specified to occur in a certain order, usually by phase and time frame.

The general format for a solution can be illustrated (approximately) by the data structure shown in Figure 3.6.

Initially the φ and t entries are null. They are assigned values dynamically by the test generation algorithm.




FIGURE 3.5: Value Matrices V(L,S).




FIGURE 3.5: Value Matrices V(L,S).




Figure 3.6

Example:

0

0

0

0

The solution shown below:

A	В	C _D	TF	Phase
0	0	1	t	φη
1	0	0	t ₂	φ,
1	0	1	t ₃	φ
1	1	0	th	φ ₂
0	1	×	th	φı

would be denoted by the structure shown in Figure 3.7.

Recall that a step consists of solving a D-drive line justification problem. The effect of the resulting assignments set some lines to 0 and 1 via implication. We add these line settings to the corresponding data structure as additional line settings at the appropriate period.






Figure 3.7

Example:



Problem : J:D=1

Solution: C = 0



Note that the implications cannot be stored as part of the function problem solution; they are a function of the circuit and not the element being processed.

Given a problem, we can go to one of our functional algorithms to seek a solution subtree. This subtree is then appended to the problem tree at the node representing the problem. Each node in the appended subtree now becomes a new problem. We illustrate this in Figure 3.8. The header of each subtree (solution to a problem) is a step number.





FIGURE 3.8

Note: If a solution subtree has a problem of the form J:Y=v, for time frame t_j and phase ϕ_i , but Y already has the value v for time frame t_j and phase ϕ_i , then this problem is deleted from the problem subtree.

The preceding description is only illustrative of the concept involved in storing problems/solutions. The actual data structure consists of basic records having the form shown in Figure 3.9.

The data structure for storing the implications (I) created by step i is similar to that used for J and D. However, since I does not lead to any problems, we do not require the fields, S, SP, T and NS.



0

0

0

0

where:

F - flag;

F=1 - first cell in solution;

F=0 - not first cell;

R - reverse pointer to son or father (son refers to another part of the same solution; father refers to the calling problem)

N - points to next son in current solution for a different line (Last entry points to first implication cell.)

PT - problem type: D for D-drive, J for line justifications

IN - line number (s) for D-drive or justify;

V - value (to justify);

P - phase (1, 2 or 3);

PR - period;

PPT - pointer to rest of solution associated with this line at previous phase (or time phase);


S - step number;

SP - pointer to solution to this problem;

T - total time required so far in solving this problem;

NS - number of this solution; if backtracking is required, this data used to get next solution.

Example: Consider the shift register shown below.



Problem: Justify $Q_2 = 1$ (t_n)

D

0

0

Solution No. i: Algorithm (functional)

$$(E=1\times)(D=1\times, C_{p}(t); (C_{p}(t))$$

ALGORITHM (Translated)

TF ti*	E	D	C _p
1 = n	×	×	1
= n-1	1	1	0
= n-2	×	×	1
= n-3	1	×	. 0

In Figure 3.10 we illustrate the data structure for the solution to this problem.

Let J(s) be a list of all (unsolved) line justification problems which exist at step s. This list consists of pointers to problems in the

We assume a synchronous circuit where each period is a unique time frame.




FIGURE 3.10: Data Structure of Problem/Solution in P/S-Tree.

0

P/S-tree. The list is sorted in descending order of cost.

When going from J(s) to J(s+1), new entries can occur due to D-drive or carrying out line justification; entries disappear due to line justification and implication. If S is the final step, then J(S) is empty.

D(s) is a list of D-drive problems existing at step s. This list consists of pointers to D-drive problems in the P/S-tree. The list is sorted in ascending order of cost.

Consider a problem created at step j. Assume, during step S (S > j) we attempt to solve this problem. If all solutions lead to an inconsistency, then problem j has no solution and all entries in the P/S-tree and V matrices corresponding to steps j, j+1,..., S must be erased.

4. TEST GENERATION ALGORITHM

In this section we will describe the basic structure of the test generation algorithm used in TEST/80. In essence, it is an extension of the D-algorithm and employs path sensitization. Its unique features are:

- 1. the use of high level functional primitives;
- 2. the use of preprocessing, namely, rate and cost analysis;
- 3. . the use of a powerful initialization routine;
- 4. the handling of asynchronous circuits via phases and time frames; and
- 5. various miscellaneous techniques used to reduce CPU time.

4.1 Data Structure

0

0

0

0

0

The data structure shown in Figure 4.1 is symbolic, i.e., it shows the data representation of the circuit to be tested. The structure is based upon the concept of a descriptor. There is one descriptor for every primitive element in the circuit.




FIGURE 4.1: Data Descriptor for a Primitive Element

The fields in this descriptor are described next.

1.5

0

0

0

- T type of element; T is an integer and is used to identify the functional subroutine associated with the element type.
- E unique integer name for element being defined.
- VALUE a vector having n components representing the I/O lines and state of the device; each line can take on the value 0,1,x, D, D or u, hence, there are 3 bits per element.

The next i-l fields have the format (j, address) where the address points to the j-th fan-in of this device. We assume i-l inputs. The fields i,...,n are associated with the outputs of the device. The format for these fields is $(k, F_k, address)$. F_k is the degree of fan-out of the k-th signal. If $F_k = 1$ the address points to the element where k fans-out; if $F_k > 1$ the address points to the fan-out list.


Figure 4.2(a) indicates a portion of a simple circuit and Figure 4.2(b) indicates the corresponding data structure.

The fields in the vector VALUE are ordered as follows:

The j-th field, $1 \le j \le i-1$, corresponds to the j-th input; the next fields (ordered) correspond to the outputs; and the final fields correspond to the state variables (if any exist).

4.2 Functional Element Routines

There are five functional level routines related to every primitive element type. These routines carry out the process of initial error generation, implication, D-drive, line justification and initialization. The



0

0




FIGURE 4.2: (a) Simple Circuit; (b) Data Representation.

concept of implication, D-drive, and line justification are discussed in our Report No. 1-76, "Functional Level Modeling of Complex Elements in TEST/80," and initialization is discussed in our Report No. 2-76, "Initialization of Digital Logic Circuits."

The routines are usually called via a generic global operation, e.g., D-drive from J input of F/F to Q output. The tables respond with generic sequences for carrying out the desired operation. The translator maps these generic solutions into binary strings.

4.2.1 Initial Error Generation

To generate a test for line i s-a-1(0), we place a $D(\overline{b})$ into the line value table for time t_n phase Φ_1 and store the problem, "Justify line i at the value α " in the P/S-tree, where $\alpha = O(1)$ for the fault s-a-1(0).

4.2.2 Implication

0

Recall that every element type is associated with an implication table or routine. Whenever a line (input or output) of an element is changed from \times to $v \in \{0,1,u,D,\bar{D}\}$ we check to see if any other lines, currently at \times , are forced to a value due to this change.

Example:

0


0

0

0

0

0



When line 6 changes from \times to 0, denoted by $6: \times \to 0$, we have, by implication (forward I, reverse I)

- a) I:5:×→1
- b) I:7:×→1
- e) I:8:×→0
- a) I:3:×→1
- e) I:4:x→1
- f) I:2:×→1
- g) I:1:x 1

The process of making all line assignments due to implication is carried out by the implication routine in conjunction with the implication tables for each element type.

This routine is recursive. It is entered with an implication event which consists of

- a) a line value $v \in \{0,1,\overline{D},D,u\}$ which was formally an \times ;
- b) the name of the line;
- c) an element E; and
- d) the period p.

0

0

0

0

Implication then hands this data over to the implication tables

(forward or backward) associated with element E. These tables then return

with new implications if they exist.

The implication events to be processed are stored on a stack. They can be processed in any order. New implications are placed on the top of the stack. They are removed one at a time and processed. Implication terminates when the stack is empty.

4.3 Implication Routine

- Pop implication event from implication stack. If empty exit, else continue.
- 2. Send event to appropriate implication functional routine.
- 3. Process response. Identify all lines changed from \times due to implication event.
- 4. For all new line settings create appropriate implication events. If event created by forward implication on line i,

then create a new implication event for all fan-out elements of i. If event created by backward implication on line i through element E, create new implication events on the signal source for i and all fan-outs of i except for E. Put all these new line events onto the implication stack. Go to 1.


4.4 D-Drive Routine

D-drive is a simple routine which selects a D-drive event and passes the event to an element D-drive functional routine. The function returns with the appropriate line settings required to solve the D-drive event problem. The D-drive event consists of

- a) the element being processed;
- b) the source of the current D;
- c) the target for the D; and
- d) the current period and step number.

The source can be either an input to E or one of its internal state variables. The target can be either a state variable or an output line.

Example



D-drive event: a) Ul

0

0

0

0

0

0

0

b) I (input)

c) Q₄ (output)

a) Ph

Solution number i: $(E = (1 \times) c_p(t))^{\frac{1}{4}}$

D-drive event: a) Ul

b) Q

c) Q3

a) ph

Solution number j: $(E = 1 \times) c_p(t)$

4.5 <u>Justification Routine</u>

Justification is a simple routine which selects a line justification event and passes the event to an element line justification function. The function returns with the appropriate line settings required to solve the justification event problem. A line justification event consists of

- a) the element being processed;
- b) the line or state variable to be justified;
- c) the value to be justified; and
- d) the current period and step number.

As illustrated previously in the section on timing, for asynchronous feedback loops, line justification requires dynamic assignment of line settings to phases.

4.6 Initialization Routine

0 .

0

0

0

This routine is similar to D-drive and line justification. Its function is to obtain from the functional element routines an input sequence for initializing an element E, i.e., to take the element out of the u state.

4.7 Consistency Routine

This is a simple routine which, when given a new line value $\mathbf{v}(\mathbf{1}) \in \{0, 1, \mathbf{u}, \bar{\mathbb{D}}, \mathbb{D}\}$ for line i and its associated time frame and ϕ , checks with the V(L,S) matrices to see that the line does not already have a value $\mathbf{w}(\mathbf{i}) = \{0, 1, \mathbf{u}, \bar{\mathbb{D}}, \mathbb{D}\}$, where $\mathbf{v}(\mathbf{i}) \neq \mathbf{w}(\mathbf{i})$. If this is the case, the new line setting is said to be inconsistent with previous line settings and the algorithm backtracks.

4.8 Definition of D-Frontier

The D-frontier is the set of all elements having a D at a source and an × at a target. The source is either an input line or state variable; the target is either a state variable or an output line.

4.9 Initialization Module

Most test generation algorithms generate a self-initializing test for a fault f, i.e., a test which works no matter what the initial state of the circuit. In our system, we use an initialization module which derives a sequence \underline{R} for driving the fault-free circuit to a known state \underline{S} . We assume \underline{R} drives \underline{C}_f to the state \underline{S}_f . We then derive tests for faults

with respect to the resulting composite state S/S_f . S_f is determined via simulation.

Case 1: S = S₁. For this case S/S is our initial state, or goal state.

Case 2: $S \neq S_f$ but S_f is completely specified, i.e., has no u's.

For this case S/S_f has D entries and test generation is relatively simple.

0

0

0

Case 3: S # S_f and S_f is incompletely specified, i.e., has u entries.

This situation occurs when the fault f inhibits the initialization of some state variables. We detect this type of fault by the following strategy. Let $Y = (y_1, y_2, \dots, y_n)$ be the state variables in the circuit, and $Y_1 = (a_1, a_2, \dots, a_n)$ be a state, i.e. $a_j \in \{0,1\}$ for all j. Let R be an initialization sequence that drives the fault-free circuit C_0 to the state $Y_1 = (a_1, a_2, \dots, a_n)$. Assume, due to a "reset" fault f, that the circuit C_f is driven to the state $Y_2 = (u, a_2, \dots, a_n)$ by R, i.e., y_i fails to initialize.

Case 3a: Assume the actual circuit $C_{\hat{r}}$ initializes to the state $y_1 = \bar{a}_1$.

We can detect this situation by forming the composite initial state $S/S_f = (D, a_2, a_5, \dots, a_n)$. Using this as the initial state, we can construct an input sequence X for driving a D to a P o.

Case $\mathfrak{I}_{\mathfrak{I}}$: Assume the actual circuit $C_{\mathfrak{I}}$ initializes to the state $Y_{\mathfrak{I}}$.

In this case \underline{X} may not detect this "reset" fault. After $\underline{R}\underline{X}$ has been applied, assume the composite circuit C_0/C_f is in the state Y_3/Y_3 . Let \underline{T} be an input sequence which drives C_0/C_f from Y_3/Y_3 to a state Y_4/Y_4 , where $Y_4 = (\bar{a}_1, b_2, b_3, \dots, b_n)$, $b_j \in \{0,1\}$. Now, if we apply \underline{R} the resulting state of C_f will be $Y_1 = (\bar{a}_1, a_2, \dots, a_n)$, and \underline{X} will detect the fault (Case 3a). Hence, a test for a reset fault f is

RX TRX .

If in trying to get to Y_3/Y_3 or Y_{i_1}/Y_{i_1} we get to a state Y_1/Y_j , $Y_1 \neq Y_j$, we again have a D and thus propagate it to a po.

4.10 Preprocessing

There are three major preprocessing routines employed by TEST/80, namely,

- 1. Rate analysis;
- 2. Cost analysis; and
- 3. Fault collapsing.

Rate and cost analysis have been discussed previously. The results are stored in appropriate matrices for access by the stimulus generation modules.

As the third phase of the preprocessing of a circuit, faults are collapsed based upon the classical concepts of fault equivalence and fault dominance.

4.11 Unsolvable States

It is often the case that certain states in a circuit cannot be reached. For example, a 4-bit counter may be used in a mod 10 counter, in which case the states

cannot be realized. Often, however, the test generation algorithm may try to justify one of these states. Such a problem is unsolvable, but may require a great deal of computation before the algorithm exhausts all possibilities and comes up with this correct conclusion. To save CPU time we create a table called UNSOLVABLE which stores all such problems. The general form for an entry in UNSOLVABLE is (S_1, S_2) where S_1 and S_2 are partial states (some \times entries) of C_0 , and for which there exists no sequence for driving C_0 from S_1 to S_2 . For our example, we would write

(xxxx,101x)

and

(xxxx,11 xx) .

Entries are placed into UNSOLVABLE in two ways. Initially, the test engineer can enter states which are unsolvable. After that, whenever TEST/80 fails to justify a state configuration, it can enter this configuration into the table.

The table is used as follows. When a new time frame is being processed, the current state S of the system is computed, and compared with entries in UNSOLVABLE. If S is "contained" in an entry in this table, then the state is unsolvable. (We say $110 \times is$ contained in $11 \times is$ since $11 \times is$ covers $110 \times is$)

4.12 Solvable States

0

0

0

0

0

0


0

0

Once the TEST/80 algorithm has computed a sequence \underline{X}_{ij} for driving C_0 from S_i to S_j , it stores this sequence in a table SOLVE for possible future use. If this problem is ever encountered again, the sequence \underline{X}_{ij} can be retrieved and used.

Entries

Entries are made into this table automatically by the program. In an interactive mode, the test engineer can also make entries to this table. The format for this table is shown next.



4.13 Backtrack State Event

0

0

0

0

0

0

There are usually numerous ways (solutions) to justify a line i at a value $v \in \{0,1\}$, or to D-drive through an element. If a selected solution leads to an inconsistency, one must backtrack to try another alternative. The mechanism for backtracking and selecting alternatives is called a backtract state event. There is one such program module for each element type. These modules are part of the functional element type routines and when given information on the last solution, produce the next solution.

There are numerous ways for carrying out this process, and different element types may employ different techniques. We will illustrate next a few examples of how backtrack state events can be handled.

Example:

Justify : 12 = 0.

Solutions: 1 3 7

0 x x

x o x

x x 0

1. Stack backtract statement:

Place the three solutions 0 x x on a stack when the x 0 x

x x o

problem first occurs. Whenever we need a new solution we pop the stack. When the stack is empty we have exhausted all solutions.

2. Counting backtrack state event:

Solution i consists of placing a 0 on the i-th input line to the gate. We enter the routine originally with i = 1.

Each time we backtrack we increment i. When i = 4, we have exhausted all solutions.

In summary, we associated with each element type a backtrack state event routine such that given the <u>last</u> solution, the routine allows the functional element routine to produce the <u>next</u> solution, if one exists.

4.14 Flow Charts for STIM GEN

0

0

0

0

In the flow charts presented, R stands for return, S for success and F for failure. When we call a routine with an argument R, the routine, upon finishing its execution, sets R to F or S depending on the result obtained.

Figure 4.3 shows the general structure of TEST/80.




FIGURE 8.3: TEST/80 Flow Chart.

No. 1: Preprocessor Module

Read in circuit description
Read in unsolvable states
Check syntax
Replace macros with equivalences
Replace library calls by library elements
Build data structure

1.2

Carry out fault collapsing via:
a) equivalent faults
b) fault dominance

End

He. 2: Initialization Module

0

0

0

0

The algorithms for this module are discussed in our Report No. 2-76.


They employ the line justification and functional initialization routines

associated with each element type. At the conclusion of this routine all


initializable circuits will be in a given state. Faults which inhibit

initialization are called reset faults and are processed as discussed

previously.



For each fault f such that S_f is not completely specified, employ STIM GEN to construct an input sequence X. Employ line justification to produce input I. The resulting test for this reset fault is RXTRX. Mark off all faults detected by this sequence.



0

Mo. 3.4: Algorithmic Test Generation

0

O

0


0

0

0

0

0



No. 3.4.4: Generate Test for f(R)

- 1. Clear P/S-tree; clear V(L,S) tables; S ← 0; set initial
 state to IS (result of initialization module); TF ← 1;
 Φ ← 1.
- 2. Set up initial D on line with fault; create D-frontier; create associated line justification problem.

3. D on ps ?

Yes: Call justification routine (s, R)

 $R_1 = S - R = S$ and return with test

R = F - go to 8

No : Continue

4. S + S+1

Õ

O

2

0

0

- 5. Construct D-frontier A(s) for this step,
- 6. Select cheapest D-drive problem in A(s) and delete from A(S).(R)

R = S - continue

R = F - go to 14

- 7. Set up backtrack state event for D-drive .
- 8. D-drive through selected element (R).

R = F - go to 6

R = S - continue

- 9. Carry out implication due to D-drive assignment,
- 10. Set up backtrack state event for timing assignment
- 11. Assign periods to phases, and phases to time frames wherever necessary (R).

R = F - (no more assignments exist) backtract to 7

R = S - continue

12. Check for line consistency due to D-drive and implication (R).

R = F - (inconsistent) backtrack to 10

R = S - continue

13. Carry out a check on rate analysis (R)

R = F - (inconsistent) backtrack to 10

R = S - continue

14. S + S-1

15. S = 0 ?

O

0

0

Yes: R = F and return

No: backtrack to 7

Justification Routine (S*,R)

"S" is current step number"

- 1. Set S ← S*
- 2. Select most costly line not yet justified at step S.
 None exists: R ← S and return
 Exist: Continue
- 3. Create line justification event J(S) = (E, i, v, p).
- 4. Set up backtrack state event B for J(S).
- 5. Pass J,B to functional element justification routine (R). R = F go to 12

R = S - continue

- 6. Carry out all implications due to line justification event ,
- 7. Set up backtrack state event for timing assignment .
- 8. Assign periods to phases, and phases to time frames wherever necessary (R).


R = F — (no more assignments exist) backtrack to 4

R = S - continue

 Check for line consistency due to justification and implication (R) ,

R = F - (inconsistent) backtrack to 7

R = S - continue



10. Carry out a check on rate analysis (R)

R = F — (inconsistent) backtrack to 7

R = S — continue

11. Set S + S+1 and go to 2

12. Is S = S* ?

0

0

No: S ← S-1 and go to 4

Yes: R ← F and return.

5. FAULT SIMULATION

5.1 Introduction

C

The function of the fault simulator is to determine the set of faults detected by a given test sequence. The attributes of the simulator for TEST/80 are listed below:

- a) Concurrent fault simulation;
- b) Functional modeling;
- c) Three-valued simulation;
- d) Arbitrary propagational delay;
- Input skew buffering (optional);
- f) Event-directed, table-driven; and
- g) Dynamic (real-time) inputs.

The rationale for using functional level modeling is the same as for its use in the stimulus generation module, namely, efficiency (reduction in CFU time) and the fact that for some element types, such as ISI's, logic level descriptions are not available. The rationale for using concurrent fault simulation is that it appears to be the most efficient fault simulation technique compatable with functional level modeling. This occurs because the same routine used to simulate an element in the good circuit is used to simulate the same element in the faulty circuit.

To be compatable with our test generation algorithm, we can employ functional level models in our fault simulator. Hence, even though standard gate types and flip-flops are primitives, so also are most MSI's. Finally, some LSI's are primitives, such as RAM's and ROM's. We refer to

a primitive as an element type, e.g., a 3-input AND gate, and a specific instance of an element type in a circuit is called an element.

0

C

0

0

0

0

As in the test generation module, MSI's and flip-flops can be modeled either functionally or at the gate level. For example, a counter can be modeled via gates and flip-flops, and the flip-flops can be modeled, if desired, by gates. Hence, if an internal fault in a specific IC is of interest, this IC can be modeled at a level so that the fault appears external to a primitive. Hence, this fault can now be dealt with explicitly. Note that all other IC's can still be modeled at their functional level.

We assume each element type is associated with an element simulation module such that given its current internal state, input and output state (either an input or internal state event), its next internal and output state can be determined. We denote the element simulation module for element type t_i by $S(t_i)$.

State events occur when an element must be processed even though no input event has occurred. As an example, consider a 4-bit ripple counter. Assume its initial state is 0111 and an input event occurs at time t_0 which causes the counter to increment. Assume the desired internal state sequence is shown below. Here, we assume that each bit of the register has Δ units of delay. The state at t_1 occurs because of the input event at t_0 . At time t_1 we compute the new state which is to occur at time t_2 and enter this event into the schedulor. This is called a state event. This process continues until the device stabilizes.

The simulator will employ three-valued logic, namely 0, 1 and u. The u has the following meaning:

a) steady state value - unknown;

0

0

0-

0

O

3

- b) input transition unknown; and
- c) transient race or hazard.

All $S(t_1)$ must be capable of handling this logic. For simple elements, such as gates and flip-flops, $S(t_1)$ can be implemented via soom tables. For more complex elements the techniques discussed in our TEST/80 report on functional level modeling can be used. (See also, section on implication.)

5.2 Simulation System Structure

0

0

0

0

C

0

The simulation system structure is shown in Figure 5.1.




FIGURE 5.1: Structure of Simulation System

The simulator module (SM) passes the following data to the ESEM, namely,

- 1) name of element;
- 2) type of element;
- 3) input or state event (value and line);
- 4) current total state for this element; and
- 5) fault number or good circuit event.

Using this data and the corresponding $S(t_i)$, the ESEM executes $S(t_i)$ and passes the following data back to the SM.

1) output events, and

0

0

2) the time at which they occur.

The main modules in the SM are shown in Figure 5.2.




FIGURE 5.2: Main Modules in Simulator Module.

5.3 Data Structure for Circuit

The data structure used by the simulator is a subset of that used by the stimulus generation module, i.e., it is based upon the concept of descriptors associated with each element. Each element type is associated with a descriptor type. It may be the case, however, that several of the elements modeled functionally during stimulus generation are modeled at the gate/flip-flop level during simulation. This may be done in order to obtain more detailed timing analysis, or else to treat internal IC faults.

The major components in this data structure are:

- a) the fan-out list associated with each element output (the fan-in list is not explicitly needed);
- b) a pointer to the concurrent fault list (CFL) for this element; and
- c) element information consisting of i) type of element,
 ii) delay parameters.

The actual value for the lines associated with this element for both the good and faulty circuits is stored in the concurrent fault list.

5.4 Simulator Data Structure

0

0

0

0

0

There are six basic line events which can occur, namely 0/1, 1/0, 0/u, 1/u, u/0 and u/1. In general, we will denote a line event by $e = v_1/v_2$. Because our elements have multiple inputs as well as multiple outputs, events at elements are actually vector events, e.g., (e_1,e_2,\ldots,e_n) would represent a vector input event to a n input element. For simplicity of presentation, we will restrict our attention to scalar events, i.e., just one line event/element will be processed at one instance of time.

The total state of an element will be denoted by (I, S, 6),
where I = inputs, S = internal state, and G = outputs. The current
total state of a good element is denoted by CGTS, and that of an
"error element" by CETS, where CGTS # CETS.

The concurrent fault list associated with an element E has the format shown in Figure 5.4.





FIGURE 5.4: Concurrent Fault List Associated with Element E

 \mathcal{L}_{i} is a list of faults, each of which has the current error total state CETS i. Note that CGTS \neq CETS i for each i, and CGTS i \neq CETS j for i \neq j.

The abstract format of the events list which resides in the scheduler, is shown in Figure 5.5. Here, $t_i < t_{i+1}$. Each event in list t_i represents a signal change v_1/v_2 on some line s in either the good and/or faulty circuit. The actual structure of an event entry event 1 is quite complex.



0

0

0

FIGURE 5.5: Abstract Structure of the Events List

If in the good circuit an event $e_0 = v_1/v_2$ occurs at an input A of element E, the same event can be applied to all the entries in the concurrent fault list associated with E, with the following exceptions, namely, faulty circuits in which the signal A is static at the value:

- a) v₁ these correspond to the "new visible " faults. They form 'add candidates" for the CFL of E.
- b) v₂ these correspond to the "new invisible" faults. They form "delete candidates" for the CFL of E.
- c) v₃ these faults have been and will remain "visible."

 The following notation is used:

 e_0 = good event = v_1/v_2

0

0

0

0

0

0

0

0

0

0

e₀ = 0 ⇒ no activity in the good circuit


NV = new visibles {f_i}


NI = new invisibles {f_j}

V = visible {f_k}

FE = faulty circuit event.

An event in a concurrent simulation takes on the following structure.





Here, I is the line on which the event occurs; e₀ is the event in the good circuit. The FCE list accumulates all the events associated with this line but are created by faults.

The following functions access and/or modify the events list:

1. NEXT-TIME (time, nomore)

If we are currently working on the header for time t_i , then this function returns the header for t_{i+1} for the argument time. If no such header exists, nomore = 1, else nomore = 0.

2. NEXT-EVENT (event, nomore)

This function extracts the next event for the current time t_1 . If no such event exists, then <u>nomore</u> = 1.

3. SCHEDULE (time, event)

This function inserts the new event, event, into the list for time = current time + delay.

5.5 Simulator Operation

0

The basic structure of the simulator module is shown in Figure 5.6. The main concept here is to take events off the events list, process them, update the CFL, and schedule new events.

<u>Motation</u>

CGTS - current good total state

MGTS - next good total state




FIGURE 5.6: Basic Simulation Flowchart.

CETS - current erroneous total state

NETS - new erroneous total state

OES - current erroneous output value.

The program for processing an event (IEV) given the current concurrent fault list (CFL) in order to product a new event (OEV) and the new concurrent fault list (NCFL) is described next.

Concurrent Fault List Processor

0

0

0

0

.

0

begin 1 initialize OEV = empty, NCFL = empty

if 1 $e_0 \neq 0$ then 1 $e_0' = \text{evaluate } (E, \text{CGS}, e_0)$ update OEV- f_0 -event = e_0' " $e_0' = v_1'/v_2'$ "

for every $f_k \in \text{IEV-V do}$

begin 2

remove (f_k) from CFL add $(f_k, CFTS)$ to NCFL

end 2

for every f_j ∈ IEV•NI do begin 3

remove (f_j) from CFL

if CETS \neq NGTS then add $(f_j, CETS)$ to NCFL if $e_0' \neq 0$ and $OEV = v_2'$ then add (f_j) to $OEV \cdot NI$

end 3

for every f₁ ∈ IEV·NV do begin 4 if f₁ € CFL then begin remove (f_i) from CFL add (f, CETS) to NCEL end else add (ti, CGTS) to NCFL if e' + 0 and OEV + v' then add (fi) to OEV-NV end 4 else "nothing" for every f € IEV.DE do begin 5 if f c CFL then begin 6 remove (fg) from CFL e' = evaluate (CETS, e) end 6 else e' = evaluate (CGTS, e,) 11 NETS + NGTS then add (f, NETS) to NCFL 11 0; + 0 then if e' f e' then add (f, e') to OEV-DE else add (fg) to OEV-V else "e' = 0" . if eo fo then

if $v_1^* = v_\ell$ then add (f_ℓ) to OEV·NV if $v_2^* = v_\ell$ then add (f_ℓ) to OEV·NI if $v_3 = v_\ell$ then add (f_ℓ) to OEV·V

end 5

0

0

0

0

0

0

0

for every L CFL do

begin 6

 $e_1' = \text{evaluate} \quad (\text{CETS i}, e_0) \quad \text{add} \quad (\Sigma_1) \quad \text{to NCFL}$ $\underline{\text{if}} \quad e_1' \neq 0 \quad \underline{\text{then}}$

if $e_i' \neq e_0'$ then add (\mathfrak{L}_i, e_i') to OEV.DE else add (\mathfrak{L}_i) to OEV.V

else "e₁ = 0"

if e' = 0 then

if $v_1^* = v_1$ then add (\mathfrak{L}_1) to OEV•NV

if $v_2^* = v_1$ then add (\mathfrak{L}_1) to OEV-NI

if $v_3' = v_1$ then add (s_1) to OEV.V

end 6

end 1.

5.6 Fault Insertion

When an output event (good circuit) occurs on a line, the associated complementary s-a-fault (s-a- \bar{v}_2) entry is added to the NCFL, if it is not already in the list, and an entry made into OEV-DE.

When an input event (good circuit) is processed, then the associated s-a-fault (s-a- \bar{v}_2) becomes a "new visible."

When an input faulty event (IEV-DE) occurs at E, we check this event to see if it is compatible with E, e.g., the fault line is -a-8 cannot place the value 5 on line i.

In addition to line s-a-fault, we can extend our faults to include state s-a-values in functional models of devices such as shift registers, counters, etc.

5.7 Initialization

0

0

0

0

0

0

0

0

0

We assume the initial value of all lines not specified to be 0 or 1 by the user, have the value u. To initialize the circuit the fault free simulator is run in a zero-delay mode, i.e. $\Delta = 0$ for all elements. Only events of the form u/0 and u/1 are scheduled.

5.8 Data for Primary Inputs

We assume that the data for the primary inputs have been previously generated, e.g., via the test generation algorithm. We also assume that real-time inputs are possible. These inputs are assumed to be pre-placed into the events scheduler.

5.9 Input Skew Buffering

If it is desired to process input skew, then input events of the form v/v should be modified to take the form v/u (Δ), u/v (Δ).

5.10 Miscellaneous Items

All classical aspects dealing with simulation, such as fault collapsing, oscillation control and supression, etc., will be handled using classical techniques.